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Abstract 
Today the scanning electron microscope has 
become the tool for investigations on integrated 
circuits. In e-beam testing ore-beam reconfigura-
tion of VLSI, the effective charging conditions of 
top oxides are important . However due to the 
insulator nature of the zone impinged by the 
electrons, it is generally difficult to obtain 
quantitative information . Here we present and 
illustrate the use of floating gate MOS tran-
sistors for charging determination. The basic 
equa tions are derived from a physical model and a 
comparison is made with the evolution of the 
electrical characteristics of the devices under 
charge deposition. The effective charging yields 
are determined in the 2-6 keV region. The effect 
of topography on surface charge exchanges is shown 
to lead to an agreement between experiment and 
theory. This method appears to be very sensitive 
and easy to implement in the case of integrated 
circuits studies. 
Key Words :Very Lar ge Scale I ntegr ation circui ts, 
Electron beam charging,E l ec t ron beam testing and 
rec on f i guration ,Meta l Oxide Semiconductor tran-
sis t ors,Secondary and backscattering yields . 
Address fo r cor r espondence 
P . Girar d , L . A.M. M. 
Universite des Sciences et Techniques du Languedoc 
Place Eugene Batai llon 
34060 Montpel l ier cedex, France 
Phone No . (33) 67 63 41 84 
7995 
Introduction 
The interaction of the electron beam with 
devices is fundamental in the use of the scanning 
electron microscope for E-beam testing (3,13) or 
reconfiguration (16) of integrated circuits. In 
MOS devices in the high energy range, i.e . , around 
5 keV,essentially two phenomena occur : i) acti-
vation of traps inside the gate oxide (14), ii) 
negative charging which mainly influences the 
floating potential sensitive elements (16) . In the 
low energy range , i .e., around 1 keV which is 
usual for E-beam testing, the activation of gate 
oxide flaws is strongly reduced (8,5,6) and a 
slight positive charging occurs (9) . In both 
regions, with a suitable choice of the fluences, 
the observed phenomenon can be essentially res-
tricted to charging effects. 
Various methods can be used to achieve quan-
titative evaluation of E-beam charging (15,2) but 
due to the fact that microcircuits are embedded in 
insulators, generally silicon dioxide, the correct 
evaluation requires sophisticated techniques. In 
this paper, we propose to use floating gate MOS 
devices in order to obtain quantitative infor-
mation about charge deposition in the low kV 
range . First of all, we propose an electrical 
model for the device operation,then we compare the 
theoretical predictions with the experimental 
results and we give the variation of the obtained 
yields versus the primary beam energy. The possi-
bilities of the method and the obtained results 
are discussed. 
Basic e l ements 
Devices used 
Two types of devices a r e used : i) a refe-
rence MOS t rans i stor plu s a f l oating gate dev i ce 
( f ig.la),and ii) a contro l led gate device 
(fig .l b) . These e l ements a r e achieved on the same 
chip , with t he same dimensions especia l ly in the 
first case. In or der to avoid technologi ca l d i s -
persion a nd undesirable edge effects, large size 
oxide embedded gates are chosen . 
The bas i c equations of the MOS t r ansi stor 
are : (17) 
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The drain source current ID depends on 
carrier mobilityµ, the gate capacitance Cox 
width W and length L of the gate , the 
threshold and drain voltages, respectively, 







/a~ i Target 
~
::ttd :. ·. :: :::c;:2f ··· tZZJ rzl 
Source Drain Source Drain 
Reference Transistor Floating Gate Element 
l b / 
Source Drain 
Controlled Gate device 
Fig. 1. Sketch of the devices used. Figs. a and 
b correspond, respectively, to the simple floating 
gate and the controlled gate method. 
The comparison between the network characte-
ristics for the reference transistor a nd the 
floating gate element, at a given current and 
polarization , is a way to access to the f l oating 
gate voltage. A second method consists of the 
restoration of an init i al electrical state via the 
con trol gate volta ge . Due to the fact that the 
floating gate voltage depends on the deposited 
charge on or above it, we obtain a method for 
charge deposition evaluation. A suitable choice of 
the devices is done in order to examine negative 
or positive charge depositions. Esse ntiall y this 
corresponds ton depletion or enhanceme nt chan-
nels, r espec tivel y . 
Model used 
We propose a model based on the following 
assumptions: 
i - In order to deri ve a model of more gener al 
va lidit y , we examine the controlled gate device. 
ii- The deposited charge lies in the oxide 
above the polysi l icon gate which is electrically 
insulated. The gate is embedded in a 0.7 µm top 
silicon dioxide. The energy range used is limited 
to 6 keV and based on the different models for 
primary elect rons penetration (7) the range is 
0.35 - 0 .65 pm, so the assumption appears quite 
reasonable. Consequently, the deposited char ge 
Qdep induces electrostatically a charge of oppo-
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site sign - a Qdep on the top of 
gate and in the channel of the 
a"' I . 
the polysilicon 
transistor, with 
iii- The different capacitive couplin gs 
concern plane capacitors. The e l ectrical coupling 
between the gate and the channel is achieved via a 
sum of distributed capacitors where one plate is 
at the gate voltage while the others are changing 
from source to drain potentials. We use an equi-
valent electrical model where this coupling is 
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Fig . 2. Electrical model used. Figs. a and b 
correspond, respectivel y , to the linear and satu-
ration regime. In this last case, the conduc-
tive channel length is (1-k)L and the pinched 
off length is kL . 
In the linear region of the characteristics 
(fig . 2a) , the two parallel capacitors are (1-k' ). 
Cc and k'Cc with, respectively, source and drain 
voltages v5 and VD . Cc is the channel capaci-tance. 
In the sa tura tion region (fig.2b) the cha nnel 
length L is partly occupied by the pinched off 
zone, i.e., kL and part l y by the co nduct i ve r egion 
( 1-k) L . The i nverted r egion of the channel lies 
between source and saturation voltages while the 
pinched off zone remains be tween saturation and 
drain vol tag es , re spec ti ve l y , VD sat and VD . The 
parts of this region coupled with low and high 
potentials are, r espective l y , ( 1-k") and k". In 
both cases we must add the couplings with even-
tually the control ga te via the capacitor Ccg, to 
drain and source via Cogd and Cogs, respectively . 
This last value is essentially important in the 
case of the control l ed gate device and is related 
to the supplementary surface of the target outside 
the channel. 
The calculations based on capacitive 
couplings give the following results: 
i - in the linea r region 
Cogd +k ' Cc Ccg a Qd e p Qo 
VFG (------------)V +(----)V + + (3) 
Co D Co CG Co Co 
Low kV e-beam charging evaluations 
where Qo represents an eventually deposited ini-
tial charge on (or above) the gate Co= Cogd + 
Cc + Ccg + Cogs and V S = 0 . 
On the one hand if the controlled gate 
device is used, the recovery of a given electrical 
state after a charge deposition is obtained when 
changing the control gate voltage, then: 
a ll Qdep = - Ccg ll V CG (4) 
and a linear relationship between the deposited 
charge and the controlled gate voltage variation 
is obtained. On the other hand, the simple floa-
ting gate MOS transistor gives: 
a llQdep "' Cox ( ll V FG ) (5) 
if we use here the deposited charge normali zed per 
unit area. 
ii- in the saturation region 
Cogd + kk"Cc 
V =( - - ---------- V 
FG Co, D 
Ccg Cc 
+ VCG ( ( 1-k) k '+k (1-k") ) VT 
Co' Co' 
ci.Qdep Qo 
+ + (6) 
Co' Co' 
with: 
Co' Cogd + Cc ((1-k)(l-k')+ kk") + Ccg + Cogs 
The controlled gate device gives the evalua-
tion of the deposited voltage in the same way than 
before, i. e ., following the relation (4), while 
the simple f loating gate case is slightly diffe-
rent. 
It comes then: 
a llQdep "' Cox ((1-k)(l-k')+ kk") fl VFG (7) 
assuming Cogd , Co3s <<Cc. 
Experiments and Discussions 
Our purpose is to examine here the negative 
charging of silicon dioxide,and consequently, n 
channel depletion mode Metal Oxide Semiconductor 
(MOS) devices are used. They are achieved in a 
modern technology , i.e., 22.5 nm gate oxide and 
the polysilicon gates are completely embedded in 
the insulator. The size of the elements is 25 x 25 
micrometers square. The devices are E-beam scanned 
in a turbo pumped ISI SS 40 Scanning Electron 
Microscope. The samples are grounded during irra-
diation. The electrical characteristics are esta-
blished after irradiation using a Hewlett Packard 
Transistor Parameter Analyser, with the samples 
remaining inside the chamber. The samples are 
examined without any chemical surface treatments. 
Consequently the obtained results represent prac-
tical values on microelectronic devices. 
The primary energy range investigated extends 
from 2 to 6 keV. The highest value is insufficient 
1997 
for primary electron penetration to the gate oxide 
but X-ray-like effects might be expected. Based on 
our experiments at 4 keV, the threshold shift 
values do not exceed 20 mV using an incident 
fluence of 1.6.10- 3 C cm- 2 • This agrees with 
published data. For example, in the 5-6 keV 
range, 100 mV thresholds variations correspond to 
incident doses between 5.10- 5 and 1.10-"C cm- 2 
(14,8,5). Consequently, the X-ray-like effect 
which is a rapidly increasing function of the 
primary energy will be considered as negligible in 
the domain considered. 
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Fig. 3. Drain source currents versus the drain 
source voltages for a- the MOS transistor, b-
the floating gate transistor. 3.6 keV primary 
energy is used. 
In fig.3 we report typical In= f(VD) charac-
teristics obtained with the simple MOS device and 
the floating gate element. On the one hand the pa-
rameter is the gate voltage but on the other hand, 
it corresponds to the incident dose falling on the 
device. This dose is defined as Dine= Ib x t/S 
where Ib, t and S correspond, respectively, to 
the beam current, the irradiation time, and the 
scanned surface. The main differences between the 
two cases occur in the saturation region where the 
floating gate current increases slightly with the 
drain source voltage, and starting from the same 
curves in the linear region, there may be a factor 












Fig. 4. Deduced floating gate voltages variations 
versus the drain source polarizations,the parame-
ter Dis the incident dose falling on the device. 
polarizations . The reported results correspond to 
a 3.6 keV primary beam energy . 
Based on the comparison between these two 
sets of data, we have derived the variation of the 
floating gate voltage versus the drain sou rce 
polarization at various incident doses. These 
results are s hown in fig. 4. Two regions are 
clearly seen. The evolut ion of the limit between 
them corresponds to VD sat = V FG - VT for the on 
state of the channel . 
First, the floating gate voltage increases 
with VD as k'VD with k' = 0 . 44 . This value 
represents the mean channel voltage which is theo-
reticall y lower than or equal to 0.5, the highest 
value corresponds to a linear channel voltage 
dependence with space (17). Literature data(4) 
reported in this zone agree with our results. 
Secondly the drain voltage dependence is decreased 
by ten, it corresponds to the reduction of the VD 
factor in equation (6) which both depends on 
technological and electrical parameters. Thirdly, 
the floating gate var i ation between two incident 
doses is higher in the saturation than in the li-
near r egime. The ratio 6 VFG sat! 6VFG lin = 1.25 
is consistent with the coefficient 
((1-k)(l-k ' ) + kk")- 1 obtained in equations (5) 
and (7) when Cogd , Cogs and Ccg become negligible 
compared to Cc, which is t he case here. The above 
considerat i ons are independent of the primary beam 
ener gy in the domain consider ed . 
Based on a previous characterization of the 
device, the eva luation of the deposited charge 
becomes possible using experimental data e i ther in 
the l inear or in the saturation regime of the MOS 
transistors. 
In Fig . 5 we show: i) t he variations of the 
deposited voltages deduced from preceding results, 
and ii) the controlled gate voltages versus the 
incident doses . Two zones are observed : a subli-







Fig . 5 . Floating gate voltage variations versus 
the incident doses falling on the device . The 
controlled gate variations obtained on a suitable 
device are also reported (upper curve) . 
part corresponds to a positive charging on or 
above the floating gate. 
It is clearly seen that the sensitivity of 
the method extends from 20 mV up to about 5 V 
usjng the simple MOS device. It correspon~s
9 
to 
a deposited charge ranging from 3 .10 to 
7 .5 10- 7c cm - 2• The incident doses recei ved have 
the same magnitude, and are below the ran ge used 
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case of the controlled gate device, due to the 
different oxide thicknesses for the gate and the 
separation layer, the ratio 6Va;/6VFG ~ 20, and 
using a maximum 6VFG ~ 100 V, the resulting floa-
ting gate voltage exploration range remains 
practically unchanged. 
In fig. 6 the variations of the deposited 
voltages versus the incident doses are reported in 
the 2-6 keV primary energy range. For deposited 
voltages of about -1 V, the linear behavior is 
generally observed and consequently a charging 
yielc may be defined. 
In fig. 7 the effective charging yields 
ye Cox 6 V FG /Dine are reported versus the 
primary beam energy. Although the results are 
obta i ned on different samples, a monotonous varia-
tion with primary beam energy is clearly seen, and 
the second crossover energy corresponds to 2 keV. 
The theoretical yield ·corresponds to : 
y = 1 - n - o (Ep) where the backscattered yield 
is ass umed to be a constant and the secondary 
yield is written (15) : 
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Fig. 7 . Experimental charging yields versus pri-
1nary electrons energy Ep. The theoretical yield 
with o max = 1.35, Ep max= 0.35 keV, n 0.18 
corresponds to the continuous line. 
The expected yield variation is reported in 
fig.7 using values for the different parameters in 
agreement with the literature (9, 10), i.e., 
n=0.18, O max 1.35, Ep max= 0.35 keV. 
A qualitative agreement is observed between theory 
and experiment, but the primary energy dependence 
of the effective yield is increased. At 6 keV the 
theoretical and experimental values of the yield 
are respec tively, 0.25 and 1. 
In fact, the experimental charging yield 
represents the net charge deposited above the 
device. This results from : i) the incident and 
reemitted fluxes of particles, and ii) the surface 
and volume currents. 
On the one hand, the secondar y yield is 
dependent on many elements (1,11,12,15) i) the 
electron target interaction,and ii) the trapping 
possibilities inside the material, iii) the elec-
tron extraction from the target. Absolute yield 
determinations require pertinent operations in 
ultra high vacuum. Our results concern yield 
determinations on "as received" surfaces on VLSI 
technology devices. Generally users do not want to 
have a special s urface preparation process. So the 
adsorbed layers, the initial surface chargings may 
influence the reemission yields. Consequently they 
may differ from "reference" values . But here this 
i s insufficient to explain the quantitative 
results. 
On the other hand the influence of surface 
exchanges which are not generally taken into 
account may play a role here. Let us consider 
again the experimental conditions. The surface 
scanned by the continuous beam is larger than the 
device. The floating gate element has an oxide 
sheet thinner than the surrounding area, i.e., the 
total thicknesses ratio is about 2 . 5. If a con-
stant charge per unit area is deposited on the 
oxide, different voltages are developed on and 
outside the floating gate. They are, respectively, 
labelled V1 and V2 for separated zones . If we 
assume that the outside area behaves as a charge 
reservoir for the inside area, the V voltage is 
forced on the device . 2 
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Consequently, the effective yield is written : 
y (9) 
Dine 
where c 1 and c 2 represent the capacitances per 
unit area of the two zones. They are taken between 
the centroid of the deposited charges and the 
grounded substrate . 
Thus the topographic effect gives an increase 
of the effective charging yield. If a coefficient 
4 is used an agreement is obtained between expe-
riment and theor y . In addition it gives a mean 
value for charges deposition depth of about 
300 nm, which is realistic. 
Conclusion 
In order to evaluate E-beam chargings on 
silicon dioxide, the use of MOS devices has been 
examined above the second cross-over energy. 
The basic equations for the electrical pheno-
mena involved have been derived from a physical 
model. They show a good agreement with the experi-
mental observations. It has been shown that the 
method allows the determination of extremely low 
deposited charges, i.e., in 1.10- 8 - l.1CT 6 C.cm- 2 
range. The effective charging yields have been 
determined at various primary energies on as 
received" surfaces. The comparison between experi-
ments and theory has shown the effect of topogra-
phy on the charging conditions of oxide surfaces 
on microelectronic devices. This method appears as 
a simple and promising tool in order to investi-
gate insulator surface charging prior to or 
during E- beam testing. 
P. Girard 
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K. Nakamae: On figure 5 , you explain that the 
sublinear regime i s due to a positive charging . 
Would you explain the positive charging in more 
details? 
Author: A correlation between the sublinear r egime 
and the initial positive charging has s impl y bee n 
observed. 
K. Nakamae: What is the el ect ron beam current ? 
Would you comment about the contamina tion due to 
the electron beam irradiation? 
W. Reiners: Please complete all dimens ions of the 
devices s hown in Fig. 1. What beam diameter and 
pr ima r y electron current did you use ? 
Author : The devices have 25 x 25 pm2 polysilicon 
gates. The gate oxide polysilicon and top oxide 
thickness are, respectively , 22.5, 500 and 1500 
nm. On the gate a hol e in the top s ilica , with the 
same gate dimens ions, reduces the silica thickness 
down to 700 nm. In the case of the controlled gate 
device the channel gate and the target ha ve the 
same dimens ions and struc ture than before. But the 
target is situated besides the channel ga te which 
is covered with the a luminium controlled gate . 
The primary beam corresponds t o about 0.1 nA, 
and without any special opt imi zation the beam 
diameter mer ges around 0 . 3 pm. 
Due to the dose range examined the contami na-
tion effect ref erring to a picture darkening has 
bee n diffi cult to observe. 
M. Brunner: Does your technique allow investiga-
tion of l ocal charging which obscures image con-
trasl even if great care i s taken to adjust the 
primary energy for minimized cha rging? 
Can you detect positive cha r gi ng ? The controlled 
gate device should allow to do that. What are the 
conditions to yield positive charging? 
Author: Our tec hniqu e is sensitive to charge depo-
s ition on or above the floating gate whatever the 
origin is. Positive charging is detectable us ing 
in addition, a previous ne ga t ive charge deposition 
(1 8) . 
M. Brunner: Did you observe dynamic effects , that 
is a dependence of equilibrium voltage of the 
surface from the primary beam speed? 
Author: At the time being we have not examined the 
dynamic effects. 
M. Brunner : What are your suggestions concerning 
the beam voltages to be used for e-beam testing 
a nd e-beam metrology ? In both cases several 
surface materials will be involved . 
Author : The kV problem of e-beam examination of 
microe l ectronic dev i ces is not necessa r ily a 
trivia l one, each surface material requires a 
characterization . 
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